drivers/media/i2c/m5mols/m5mols_controls.c

   1 /*
   2  * Controls for M-5MOLS 8M Pixel camera sensor with ISP
   3  *
   4  * Copyright (C) 2011 Samsung Electronics Co., Ltd.
   5  * Author: HeungJun Kim <riverful.kim@samsung.com>
   6  *
   7  * Copyright (C) 2009 Samsung Electronics Co., Ltd.
   8  * Author: Dongsoo Nathaniel Kim <dongsoo45.kim@samsung.com>
   9  *
  10  * This program is free software; you can redistribute it and/or modify
  11  * it under the terms of the GNU General Public License as published by
  12  * the Free Software Foundation; either version 2 of the License, or
  13  * (at your option) any later version.
  14  */
  15
  16 #include <linux/i2c.h>
  17 #include <linux/delay.h>
  18 #include <linux/videodev2.h>
  19 #include <media/v4l2-ctrls.h>
  20
  21 #include "m5mols.h"
  22 #include "m5mols_reg.h"
  23
  24 static struct m5mols_scenemode m5mols_default_scenemode[] = {
  25         [REG_SCENE_NORMAL] = {
  26                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  27                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
  28                 REG_AF_NORMAL, REG_FD_OFF,
  29                 REG_MCC_NORMAL, REG_LIGHT_OFF, REG_FLASH_OFF,
  30                 5, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  31         },
  32         [REG_SCENE_PORTRAIT] = {
  33                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  34                 REG_CHROMA_ON, 3, REG_EDGE_ON, 4,
  35                 REG_AF_NORMAL, BIT_FD_EN | BIT_FD_DRAW_FACE_FRAME,
  36                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  37                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  38         },
  39         [REG_SCENE_LANDSCAPE] = {
  40                 REG_AE_ALL, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  41                 REG_CHROMA_ON, 4, REG_EDGE_ON, 6,
  42                 REG_AF_NORMAL, REG_FD_OFF,
  43                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  44                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  45         },
  46         [REG_SCENE_SPORTS] = {
  47                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  48                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
  49                 REG_AF_NORMAL, REG_FD_OFF,
  50                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  51                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  52         },
  53         [REG_SCENE_PARTY_INDOOR] = {
  54                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  55                 REG_CHROMA_ON, 4, REG_EDGE_ON, 5,
  56                 REG_AF_NORMAL, REG_FD_OFF,
  57                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  58                 6, REG_ISO_200, REG_CAP_NONE, REG_WDR_OFF,
  59         },
  60         [REG_SCENE_BEACH_SNOW] = {
  61                 REG_AE_CENTER, REG_AE_INDEX_10_POS, REG_AWB_AUTO, 0,
  62                 REG_CHROMA_ON, 4, REG_EDGE_ON, 5,
  63                 REG_AF_NORMAL, REG_FD_OFF,
  64                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  65                 6, REG_ISO_50, REG_CAP_NONE, REG_WDR_OFF,
  66         },
  67         [REG_SCENE_SUNSET] = {
  68                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_PRESET,
  69                 REG_AWB_DAYLIGHT,
  70                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
  71                 REG_AF_NORMAL, REG_FD_OFF,
  72                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  73                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  74         },
  75         [REG_SCENE_DAWN_DUSK] = {
  76                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_PRESET,
  77                 REG_AWB_FLUORESCENT_1,
  78                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
  79                 REG_AF_NORMAL, REG_FD_OFF,
  80                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  81                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  82         },
  83         [REG_SCENE_FALL] = {
  84                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  85                 REG_CHROMA_ON, 5, REG_EDGE_ON, 5,
  86                 REG_AF_NORMAL, REG_FD_OFF,
  87                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  88                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  89         },
  90         [REG_SCENE_NIGHT] = {
  91                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  92                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
  93                 REG_AF_NORMAL, REG_FD_OFF,
  94                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
  95                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
  96         },
  97         [REG_SCENE_AGAINST_LIGHT] = {
  98                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
  99                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
 100                 REG_AF_NORMAL, REG_FD_OFF,
 101                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
 102                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
 103         },
 104         [REG_SCENE_FIRE] = {
 105                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
 106                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
 107                 REG_AF_NORMAL, REG_FD_OFF,
 108                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
 109                 6, REG_ISO_50, REG_CAP_NONE, REG_WDR_OFF,
 110         },
 111         [REG_SCENE_TEXT] = {
 112                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
 113                 REG_CHROMA_ON, 3, REG_EDGE_ON, 7,
 114                 REG_AF_MACRO, REG_FD_OFF,
 115                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
 116                 6, REG_ISO_AUTO, REG_CAP_ANTI_SHAKE, REG_WDR_ON,
 117         },
 118         [REG_SCENE_CANDLE] = {
 119                 REG_AE_CENTER, REG_AE_INDEX_00, REG_AWB_AUTO, 0,
 120                 REG_CHROMA_ON, 3, REG_EDGE_ON, 5,
 121                 REG_AF_NORMAL, REG_FD_OFF,
 122                 REG_MCC_OFF, REG_LIGHT_OFF, REG_FLASH_OFF,
 123                 6, REG_ISO_AUTO, REG_CAP_NONE, REG_WDR_OFF,
 124         },
 125 };
 126
 127 /**
 128  * m5mols_do_scenemode() - Change current scenemode
 129  * @info: M-5MOLS driver data structure
 130  * @mode:       Desired mode of the scenemode
 131  *
 132  * WARNING: The execution order is important. Do not change the order.
 133  */
 134 int m5mols_do_scenemode(struct m5mols_info *info, u8 mode)
 135 {
 136         struct v4l2_subdev *sd = &info->sd;
 137         struct m5mols_scenemode scenemode = m5mols_default_scenemode[mode];
 138         int ret;
 139
 140         if (mode > REG_SCENE_CANDLE)
 141                 return -EINVAL;
 142
 143         ret = v4l2_ctrl_s_ctrl(info->lock_3a, 0);
 144         if (!ret)
 145                 ret = m5mols_write(sd, AE_EV_PRESET_MONITOR, mode);
 146         if (!ret)
 147                 ret = m5mols_write(sd, AE_EV_PRESET_CAPTURE, mode);
 148         if (!ret)
 149                 ret = m5mols_write(sd, AE_MODE, scenemode.metering);
 150         if (!ret)
 151                 ret = m5mols_write(sd, AE_INDEX, scenemode.ev_bias);
 152         if (!ret)
 153                 ret = m5mols_write(sd, AWB_MODE, scenemode.wb_mode);
 154         if (!ret)
 155                 ret = m5mols_write(sd, AWB_MANUAL, scenemode.wb_preset);
 156         if (!ret)
 157                 ret = m5mols_write(sd, MON_CHROMA_EN, scenemode.chroma_en);
 158         if (!ret)
 159                 ret = m5mols_write(sd, MON_CHROMA_LVL, scenemode.chroma_lvl);
 160         if (!ret)
 161                 ret = m5mols_write(sd, MON_EDGE_EN, scenemode.edge_en);
 162         if (!ret)
 163                 ret = m5mols_write(sd, MON_EDGE_LVL, scenemode.edge_lvl);
 164         if (!ret && is_available_af(info))
 165                 ret = m5mols_write(sd, AF_MODE, scenemode.af_range);
 166         if (!ret && is_available_af(info))
 167                 ret = m5mols_write(sd, FD_CTL, scenemode.fd_mode);
 168         if (!ret)
 169                 ret = m5mols_write(sd, MON_TONE_CTL, scenemode.tone);
 170         if (!ret)
 171                 ret = m5mols_write(sd, AE_ISO, scenemode.iso);
 172         if (!ret)
 173                 ret = m5mols_set_mode(info, REG_CAPTURE);
 174         if (!ret)
 175                 ret = m5mols_write(sd, CAPP_WDR_EN, scenemode.wdr);
 176         if (!ret)
 177                 ret = m5mols_write(sd, CAPP_MCC_MODE, scenemode.mcc);
 178         if (!ret)
 179                 ret = m5mols_write(sd, CAPP_LIGHT_CTRL, scenemode.light);
 180         if (!ret)
 181                 ret = m5mols_write(sd, CAPP_FLASH_CTRL, scenemode.flash);
 182         if (!ret)
 183                 ret = m5mols_write(sd, CAPC_MODE, scenemode.capt_mode);
 184         if (!ret)
 185                 ret = m5mols_set_mode(info, REG_MONITOR);
 186
 187         return ret;
 188 }
 189
 190 static int m5mols_3a_lock(struct m5mols_info *info, struct v4l2_ctrl *ctrl)
 191 {
 192         bool af_lock = ctrl->val & V4L2_LOCK_FOCUS;
 193         int ret = 0;
 194
 195         if ((ctrl->val ^ ctrl->cur.val) & V4L2_LOCK_EXPOSURE) {
 196                 bool ae_lock = ctrl->val & V4L2_LOCK_EXPOSURE;
 197
 198                 ret = m5mols_write(&info->sd, AE_LOCK, ae_lock ?
 199                                    REG_AE_LOCK : REG_AE_UNLOCK);
 200                 if (ret)
 201                         return ret;
 202         }
 203
 204         if (((ctrl->val ^ ctrl->cur.val) & V4L2_LOCK_WHITE_BALANCE)
 205             && info->auto_wb->val) {
 206                 bool awb_lock = ctrl->val & V4L2_LOCK_WHITE_BALANCE;
 207
 208                 ret = m5mols_write(&info->sd, AWB_LOCK, awb_lock ?
 209                                    REG_AWB_LOCK : REG_AWB_UNLOCK);
 210                 if (ret)
 211                         return ret;
 212         }
 213
 214         if (!info->ver.af || !af_lock)
 215                 return ret;
 216
 217         if ((ctrl->val ^ ctrl->cur.val) & V4L2_LOCK_FOCUS)
 218                 ret = m5mols_write(&info->sd, AF_EXECUTE, REG_AF_STOP);
 219
 220         return ret;
 221 }
 222
 223 static int m5mols_set_metering_mode(struct m5mols_info *info, int mode)
 224 {
 225         unsigned int metering;
 226
 227         switch (mode) {
 228         case V4L2_EXPOSURE_METERING_CENTER_WEIGHTED:
 229                 metering = REG_AE_CENTER;
 230                 break;
 231         case V4L2_EXPOSURE_METERING_SPOT:
 232                 metering = REG_AE_SPOT;
 233                 break;
 234         default:
 235                 metering = REG_AE_ALL;
 236                 break;
 237         }
 238
 239         return m5mols_write(&info->sd, AE_MODE, metering);
 240 }
 241
 242 static int m5mols_set_exposure(struct m5mols_info *info, int exposure)
 243 {
 244         struct v4l2_subdev *sd = &info->sd;
 245         int ret = 0;
 246
 247         if (exposure == V4L2_EXPOSURE_AUTO) {
 248                 /* Unlock auto exposure */
 249                 info->lock_3a->val &= ~V4L2_LOCK_EXPOSURE;
 250                 m5mols_3a_lock(info, info->lock_3a);
 251
 252                 ret = m5mols_set_metering_mode(info, info->metering->val);
 253                 if (ret < 0)
 254                         return ret;
 255
 256                 v4l2_dbg(1, m5mols_debug, sd,
 257                          "%s: exposure bias: %#x, metering: %#x\n",
 258                          __func__, info->exposure_bias->val,
 259                          info->metering->val);
 260
 261                 return m5mols_write(sd, AE_INDEX, info->exposure_bias->val);
 262         }
 263
 264         if (exposure == V4L2_EXPOSURE_MANUAL) {
 265                 ret = m5mols_write(sd, AE_MODE, REG_AE_OFF);
 266                 if (ret == 0)
 267                         ret = m5mols_write(sd, AE_MAN_GAIN_MON,
 268                                            info->exposure->val);
 269                 if (ret == 0)
 270                         ret = m5mols_write(sd, AE_MAN_GAIN_CAP,
 271                                            info->exposure->val);
 272
 273                 v4l2_dbg(1, m5mols_debug, sd, "%s: exposure: %#x\n",
 274                          __func__, info->exposure->val);
 275         }
 276
 277         return ret;
 278 }
 279
 280 static int m5mols_set_white_balance(struct m5mols_info *info, int val)
 281 {
 282         static const unsigned short wb[][2] = {
 283                 { V4L2_WHITE_BALANCE_INCANDESCENT,  REG_AWB_INCANDESCENT },
 284                 { V4L2_WHITE_BALANCE_FLUORESCENT,   REG_AWB_FLUORESCENT_1 },
 285                 { V4L2_WHITE_BALANCE_FLUORESCENT_H, REG_AWB_FLUORESCENT_2 },
 286                 { V4L2_WHITE_BALANCE_HORIZON,       REG_AWB_HORIZON },
 287                 { V4L2_WHITE_BALANCE_DAYLIGHT,      REG_AWB_DAYLIGHT },
 288                 { V4L2_WHITE_BALANCE_FLASH,         REG_AWB_LEDLIGHT },
 289                 { V4L2_WHITE_BALANCE_CLOUDY,        REG_AWB_CLOUDY },
 290                 { V4L2_WHITE_BALANCE_SHADE,         REG_AWB_SHADE },
 291                 { V4L2_WHITE_BALANCE_AUTO,          REG_AWB_AUTO },
 292         };
 293         int i;
 294         struct v4l2_subdev *sd = &info->sd;
 295         int ret = -EINVAL;
 296
 297         for (i = 0; i < ARRAY_SIZE(wb); i++) {
 298                 int awb;
 299                 if (wb[i][0] != val)
 300                         continue;
 301
 302                 v4l2_dbg(1, m5mols_debug, sd,
 303                          "Setting white balance to: %#x\n", wb[i][0]);
 304
 305                 awb = wb[i][0] == V4L2_WHITE_BALANCE_AUTO;
 306                 ret = m5mols_write(sd, AWB_MODE, awb ? REG_AWB_AUTO :
 307                                                  REG_AWB_PRESET);
 308                 if (ret < 0)
 309                         return ret;
 310
 311                 if (!awb)
 312                         ret = m5mols_write(sd, AWB_MANUAL, wb[i][1]);
 313         }
 314
 315         return ret;
 316 }
 317
 318 static int m5mols_set_saturation(struct m5mols_info *info, int val)
 319 {
 320         int ret = m5mols_write(&info->sd, MON_CHROMA_LVL, val);
 321         if (ret < 0)
 322                 return ret;
 323
 324         return m5mols_write(&info->sd, MON_CHROMA_EN, REG_CHROMA_ON);
 325 }
 326
 327 static int m5mols_set_color_effect(struct m5mols_info *info, int val)
 328 {
 329         unsigned int m_effect = REG_COLOR_EFFECT_OFF;
 330         unsigned int p_effect = REG_EFFECT_OFF;
 331         unsigned int cfix_r = 0, cfix_b = 0;
 332         struct v4l2_subdev *sd = &info->sd;
 333         int ret = 0;
 334
 335         switch (val) {
 336         case V4L2_COLORFX_BW:
 337                 m_effect = REG_COLOR_EFFECT_ON;
 338                 break;
 339         case V4L2_COLORFX_NEGATIVE:
 340                 p_effect = REG_EFFECT_NEGA;
 341                 break;
 342         case V4L2_COLORFX_EMBOSS:
 343                 p_effect = REG_EFFECT_EMBOSS;
 344                 break;
 345         case V4L2_COLORFX_SEPIA:
 346                 m_effect = REG_COLOR_EFFECT_ON;
 347                 cfix_r = REG_CFIXR_SEPIA;
 348                 cfix_b = REG_CFIXB_SEPIA;
 349                 break;
 350         }
 351
 352         ret = m5mols_write(sd, PARM_EFFECT, p_effect);
 353         if (!ret)
 354                 ret = m5mols_write(sd, MON_EFFECT, m_effect);
 355
 356         if (ret == 0 && m_effect == REG_COLOR_EFFECT_ON) {
 357                 ret = m5mols_write(sd, MON_CFIXR, cfix_r);
 358                 if (!ret)
 359                         ret = m5mols_write(sd, MON_CFIXB, cfix_b);
 360         }
 361
 362         v4l2_dbg(1, m5mols_debug, sd,
 363                  "p_effect: %#x, m_effect: %#x, r: %#x, b: %#x (%d)\n",
 364                  p_effect, m_effect, cfix_r, cfix_b, ret);
 365
 366         return ret;
 367 }
 368
 369 static int m5mols_set_iso(struct m5mols_info *info, int auto_iso)
 370 {
 371         u32 iso = auto_iso ? 0 : info->iso->val + 1;
 372
 373         return m5mols_write(&info->sd, AE_ISO, iso);
 374 }
 375
 376 static int m5mols_set_wdr(struct m5mols_info *info, int wdr)
 377 {
 378         int ret;
 379
 380         ret = m5mols_write(&info->sd, MON_TONE_CTL, wdr ? 9 : 5);
 381         if (ret < 0)
 382                 return ret;
 383
 384         ret = m5mols_set_mode(info, REG_CAPTURE);
 385         if (ret < 0)
 386                 return ret;
 387
 388         return m5mols_write(&info->sd, CAPP_WDR_EN, wdr);
 389 }
 390
 391 static int m5mols_set_stabilization(struct m5mols_info *info, int val)
 392 {
 393         struct v4l2_subdev *sd = &info->sd;
 394         unsigned int evp = val ? 0xe : 0x0;
 395         int ret;
 396
 397         ret = m5mols_write(sd, AE_EV_PRESET_MONITOR, evp);
 398         if (ret < 0)
 399                 return ret;
 400
 401         return m5mols_write(sd, AE_EV_PRESET_CAPTURE, evp);
 402 }
 403
 404 static int m5mols_g_volatile_ctrl(struct v4l2_ctrl *ctrl)
 405 {
 406         struct v4l2_subdev *sd = to_sd(ctrl);
 407         struct m5mols_info *info = to_m5mols(sd);
 408         int ret = 0;
 409         u8 status = REG_ISO_AUTO;
 410
 411         v4l2_dbg(1, m5mols_debug, sd, "%s: ctrl: %s (%d)\n",
 412                  __func__, ctrl->name, info->isp_ready);
 413
 414         if (!info->isp_ready)
 415                 return -EBUSY;
 416
 417         switch (ctrl->id) {
 418         case V4L2_CID_ISO_SENSITIVITY_AUTO:
 419                 ret = m5mols_read_u8(sd, AE_ISO, &status);
 420                 if (ret == 0)
 421                         ctrl->val = !status;
 422                 if (status != REG_ISO_AUTO)
 423                         info->iso->val = status - 1;
 424                 break;
 425
 426         case V4L2_CID_3A_LOCK:
 427                 ctrl->val &= ~0x7;
 428
 429                 ret = m5mols_read_u8(sd, AE_LOCK, &status);
 430                 if (ret)
 431                         return ret;
 432                 if (status)
 433                         info->lock_3a->val |= V4L2_LOCK_EXPOSURE;
 434
 435                 ret = m5mols_read_u8(sd, AWB_LOCK, &status);
 436                 if (ret)
 437                         return ret;
 438                 if (status)
 439                         info->lock_3a->val |= V4L2_LOCK_EXPOSURE;
 440
 441                 ret = m5mols_read_u8(sd, AF_EXECUTE, &status);
 442                 if (!status)
 443                         info->lock_3a->val |= V4L2_LOCK_EXPOSURE;
 444                 break;
 445         }
 446
 447         return ret;
 448 }
 449
 450 static int m5mols_s_ctrl(struct v4l2_ctrl *ctrl)
 451 {
 452         unsigned int ctrl_mode = m5mols_get_ctrl_mode(ctrl);
 453         struct v4l2_subdev *sd = to_sd(ctrl);
 454         struct m5mols_info *info = to_m5mols(sd);
 455         int last_mode = info->mode;
 456         int ret = 0;
 457
 458         /*
 459          * If needed, defer restoring the controls until
 460          * the device is fully initialized.
 461          */
 462         if (!info->isp_ready) {
 463                 info->ctrl_sync = 0;
 464                 return 0;
 465         }
 466
 467         v4l2_dbg(1, m5mols_debug, sd, "%s: %s, val: %d, priv: %p\n",
 468                  __func__, ctrl->name, ctrl->val, ctrl->priv);
 469
 470         if (ctrl_mode && ctrl_mode != info->mode) {
 471                 ret = m5mols_set_mode(info, ctrl_mode);
 472                 if (ret < 0)
 473                         return ret;
 474         }
 475
 476         switch (ctrl->id) {
 477         case V4L2_CID_3A_LOCK:
 478                 ret = m5mols_3a_lock(info, ctrl);
 479                 break;
 480
 481         case V4L2_CID_ZOOM_ABSOLUTE:
 482                 ret = m5mols_write(sd, MON_ZOOM, ctrl->val);
 483                 break;
 484
 485         case V4L2_CID_EXPOSURE_AUTO:
 486                 ret = m5mols_set_exposure(info, ctrl->val);
 487                 break;
 488
 489         case V4L2_CID_ISO_SENSITIVITY:
 490                 ret = m5mols_set_iso(info, ctrl->val);
 491                 break;
 492
 493         case V4L2_CID_AUTO_N_PRESET_WHITE_BALANCE:
 494                 ret = m5mols_set_white_balance(info, ctrl->val);
 495                 break;
 496
 497         case V4L2_CID_SATURATION:
 498                 ret = m5mols_set_saturation(info, ctrl->val);
 499                 break;
 500
 501         case V4L2_CID_COLORFX:
 502                 ret = m5mols_set_color_effect(info, ctrl->val);
 503                 break;
 504
 505         case V4L2_CID_WIDE_DYNAMIC_RANGE:
 506                 ret = m5mols_set_wdr(info, ctrl->val);
 507                 break;
 508
 509         case V4L2_CID_IMAGE_STABILIZATION:
 510                 ret = m5mols_set_stabilization(info, ctrl->val);
 511                 break;
 512
 513         case V4L2_CID_JPEG_COMPRESSION_QUALITY:
 514                 ret = m5mols_write(sd, CAPP_JPEG_RATIO, ctrl->val);
 515                 break;
 516         }
 517
 518         if (ret == 0 && info->mode != last_mode)
 519                 ret = m5mols_set_mode(info, last_mode);
 520
 521         return ret;
 522 }
 523
 524 static const struct v4l2_ctrl_ops m5mols_ctrl_ops = {
 525         .g_volatile_ctrl        = m5mols_g_volatile_ctrl,
 526         .s_ctrl                 = m5mols_s_ctrl,
 527 };
 528
 529 /* Supported manual ISO values */
 530 static const s64 iso_qmenu[] = {
 531         /* AE_ISO: 0x01...0x07 (ISO: 50...3200) */
 532         50000, 100000, 200000, 400000, 800000, 1600000, 3200000
 533 };
 534
 535 /* Supported Exposure Bias values, -2.0EV...+2.0EV */
 536 static const s64 ev_bias_qmenu[] = {
 537         /* AE_INDEX: 0x00...0x08 */
 538         -2000, -1500, -1000, -500, 0, 500, 1000, 1500, 2000
 539 };
 540
 541 int m5mols_init_controls(struct v4l2_subdev *sd)
 542 {
 543         struct m5mols_info *info = to_m5mols(sd);
 544         u16 exposure_max;
 545         u16 zoom_step;
 546         int ret;
 547
 548         /* Determine the firmware dependent control range and step values */
 549         ret = m5mols_read_u16(sd, AE_MAX_GAIN_MON, &exposure_max);
 550         if (ret < 0)
 551                 return ret;
 552
 553         zoom_step = is_manufacturer(info, REG_SAMSUNG_OPTICS) ? 31 : 1;
 554         v4l2_ctrl_handler_init(&info->handle, 20);
 555
 556         info->auto_wb = v4l2_ctrl_new_std_menu(&info->handle,
 557                         &m5mols_ctrl_ops, V4L2_CID_AUTO_N_PRESET_WHITE_BALANCE,
 558                         9, ~0x3fe, V4L2_WHITE_BALANCE_AUTO);
 559
 560         /* Exposure control cluster */
 561         info->auto_exposure = v4l2_ctrl_new_std_menu(&info->handle,
 562                         &m5mols_ctrl_ops, V4L2_CID_EXPOSURE_AUTO,
 563                         1, ~0x03, V4L2_EXPOSURE_AUTO);
 564
 565         info->exposure = v4l2_ctrl_new_std(&info->handle,
 566                         &m5mols_ctrl_ops, V4L2_CID_EXPOSURE,
 567                         0, exposure_max, 1, exposure_max / 2);
 568
 569         info->exposure_bias = v4l2_ctrl_new_int_menu(&info->handle,
 570                         &m5mols_ctrl_ops, V4L2_CID_AUTO_EXPOSURE_BIAS,
 571                         ARRAY_SIZE(ev_bias_qmenu) - 1,
 572                         ARRAY_SIZE(ev_bias_qmenu)/2 - 1,
 573                         ev_bias_qmenu);
 574
 575         info->metering = v4l2_ctrl_new_std_menu(&info->handle,
 576                         &m5mols_ctrl_ops, V4L2_CID_EXPOSURE_METERING,
 577                         2, ~0x7, V4L2_EXPOSURE_METERING_AVERAGE);
 578
 579         /* ISO control cluster */
 580         info->auto_iso = v4l2_ctrl_new_std_menu(&info->handle, &m5mols_ctrl_ops,
 581                         V4L2_CID_ISO_SENSITIVITY_AUTO, 1, ~0x03, 1);
 582
 583         info->iso = v4l2_ctrl_new_int_menu(&info->handle, &m5mols_ctrl_ops,
 584                         V4L2_CID_ISO_SENSITIVITY, ARRAY_SIZE(iso_qmenu) - 1,
 585                         ARRAY_SIZE(iso_qmenu)/2 - 1, iso_qmenu);
 586
 587         info->saturation = v4l2_ctrl_new_std(&info->handle, &m5mols_ctrl_ops,
 588                         V4L2_CID_SATURATION, 1, 5, 1, 3);
 589
 590         info->zoom = v4l2_ctrl_new_std(&info->handle, &m5mols_ctrl_ops,
 591                         V4L2_CID_ZOOM_ABSOLUTE, 1, 70, zoom_step, 1);
 592
 593         info->colorfx = v4l2_ctrl_new_std_menu(&info->handle, &m5mols_ctrl_ops,
 594                         V4L2_CID_COLORFX, 4, 0, V4L2_COLORFX_NONE);
 595
 596         info->wdr = v4l2_ctrl_new_std(&info->handle, &m5mols_ctrl_ops,
 597                         V4L2_CID_WIDE_DYNAMIC_RANGE, 0, 1, 1, 0);
 598
 599         info->stabilization = v4l2_ctrl_new_std(&info->handle, &m5mols_ctrl_ops,
 600                         V4L2_CID_IMAGE_STABILIZATION, 0, 1, 1, 0);
 601
 602         info->jpeg_quality = v4l2_ctrl_new_std(&info->handle, &m5mols_ctrl_ops,
 603                         V4L2_CID_JPEG_COMPRESSION_QUALITY, 1, 100, 1, 80);
 604
 605         info->lock_3a = v4l2_ctrl_new_std(&info->handle, &m5mols_ctrl_ops,
 606                         V4L2_CID_3A_LOCK, 0, 0x7, 0, 0);
 607
 608         if (info->handle.error) {
 609                 int ret = info->handle.error;
 610                 v4l2_err(sd, "Failed to initialize controls: %d\n", ret);
 611                 v4l2_ctrl_handler_free(&info->handle);
 612                 return ret;
 613         }
 614
 615         v4l2_ctrl_auto_cluster(4, &info->auto_exposure, 1, false);
 616         info->auto_iso->flags |= V4L2_CTRL_FLAG_VOLATILE |
 617                                 V4L2_CTRL_FLAG_UPDATE;
 618         v4l2_ctrl_auto_cluster(2, &info->auto_iso, 0, false);
 619
 620         info->lock_3a->flags |= V4L2_CTRL_FLAG_VOLATILE;
 621
 622         m5mols_set_ctrl_mode(info->auto_exposure, REG_PARAMETER);
 623         m5mols_set_ctrl_mode(info->auto_wb, REG_PARAMETER);
 624         m5mols_set_ctrl_mode(info->colorfx, REG_MONITOR);
 625
 626         sd->ctrl_handler = &info->handle;
 627
 628         return 0;
 629 }