2 * Copyright (c) 2017 Mellanox Technologies. All rights reserved.
4 * This software is available to you under a choice of one of two
5 * licenses. You may choose to be licensed under the terms of the GNU
6 * General Public License (GPL) Version 2, available from the file
7 * COPYING in the main directory of this source tree, or the
8 * OpenIB.org BSD license below:
10 * Redistribution and use in source and binary forms, with or
11 * without modification, are permitted provided that the following
14 * - Redistributions of source code must retain the above
15 * copyright notice, this list of conditions and the following
18 * - Redistributions in binary form must reproduce the above
19 * copyright notice, this list of conditions and the following
20 * disclaimer in the documentation and/or other materials
21 * provided with the distribution.
23 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
24 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
25 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
26 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
27 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
28 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
29 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
34 #ifndef __MLX5_ACCEL_IPSEC_H__
35 #define __MLX5_ACCEL_IPSEC_H__
37 #ifdef CONFIG_MLX5_ACCEL
39 #include <linux/mlx5/driver.h>
42 MLX5_ACCEL_IPSEC_DEVICE = BIT(1),
43 MLX5_ACCEL_IPSEC_IPV6 = BIT(2),
44 MLX5_ACCEL_IPSEC_ESP = BIT(3),
45 MLX5_ACCEL_IPSEC_LSO = BIT(4),
48 #define MLX5_IPSEC_SADB_IP_AH BIT(7)
49 #define MLX5_IPSEC_SADB_IP_ESP BIT(6)
50 #define MLX5_IPSEC_SADB_SA_VALID BIT(5)
51 #define MLX5_IPSEC_SADB_SPI_EN BIT(4)
52 #define MLX5_IPSEC_SADB_DIR_SX BIT(3)
53 #define MLX5_IPSEC_SADB_IPV6 BIT(2)
56 MLX5_IPSEC_CMD_ADD_SA = 0,
57 MLX5_IPSEC_CMD_DEL_SA = 1,
60 enum mlx5_accel_ipsec_enc_mode {
61 MLX5_IPSEC_SADB_MODE_NONE = 0,
62 MLX5_IPSEC_SADB_MODE_AES_GCM_128_AUTH_128 = 1,
63 MLX5_IPSEC_SADB_MODE_AES_GCM_256_AUTH_128 = 3,
66 #define MLX5_IPSEC_DEV(mdev) (mlx5_accel_ipsec_device_caps(mdev) & \
67 MLX5_ACCEL_IPSEC_DEVICE)
69 struct mlx5_accel_ipsec_sa {
96 * mlx5_accel_ipsec_sa_cmd_exec - Execute an IPSec SADB command
98 * @cmd: command to execute
99 * May be called from atomic context. Returns context pointer, or error
100 * Caller must eventually call mlx5_accel_ipsec_sa_cmd_wait from non-atomic
101 * context, to cleanup the context pointer
103 void *mlx5_accel_ipsec_sa_cmd_exec(struct mlx5_core_dev *mdev,
104 struct mlx5_accel_ipsec_sa *cmd);
107 * mlx5_accel_ipsec_sa_cmd_wait - Wait for command execution completion
108 * @context: Context pointer returned from call to mlx5_accel_ipsec_sa_cmd_exec
109 * Sleeps (killable) until command execution is complete.
110 * Returns the command result, or -EINTR if killed
112 int mlx5_accel_ipsec_sa_cmd_wait(void *context);
114 u32 mlx5_accel_ipsec_device_caps(struct mlx5_core_dev *mdev);
116 unsigned int mlx5_accel_ipsec_counters_count(struct mlx5_core_dev *mdev);
117 int mlx5_accel_ipsec_counters_read(struct mlx5_core_dev *mdev, u64 *counters,
120 int mlx5_accel_ipsec_init(struct mlx5_core_dev *mdev);
121 void mlx5_accel_ipsec_cleanup(struct mlx5_core_dev *mdev);
125 #define MLX5_IPSEC_DEV(mdev) false
127 static inline int mlx5_accel_ipsec_init(struct mlx5_core_dev *mdev)
132 static inline void mlx5_accel_ipsec_cleanup(struct mlx5_core_dev *mdev)
138 #endif /* __MLX5_ACCEL_IPSEC_H__ */